【獲證專利公告】恭賀!資工系黃英哲教授及團隊之研究成果「快取記憶體」獲得美國發明專利!
|
發明人 |
黃英哲教授 |
|
系所 |
資工系 |
|
專利名稱 |
快取記憶體 |
|
證書號 |
US 9,632,951B2 |
|
公告日期 |
106年4月25日 |
|
專利摘要 |
A cache memory includes a tag memory array and a data memory array. A control register records a reconfiguration status of at least one cache way, a start address of the tag memory array, and a start address of the data memory array. A memory controller is electrically connected to the tag memory array, the data memory array, and the control register. The memory controller controls a data access state of the tag memory array according to the mode byte and the tag base address. The memory controller controls a data access state of the data memory array according to the mode byte and the data base address. A selection module is electrically connected between the tag memory array, the data memory array, and the memory controller. The cache memory solves the problem of idle tag memory of the tag memory array.
|
|
|
|
|
技轉服務窗口 |
曾溫仁(分機2621) |
瀏覽數:
